tscircuit/autorouting-dataset-01
This code manages the hardware and electronic components for circuit design and PCB layout, defining components like resistors, capacitors, transistors, connectors, and footprints, and providing tools for component placement, PCB topology, and electrical connections.
- Version
- 1.0.102
- License
- unset
- Stars
- 4
lib/dataset/circuit119.simple-route.json
{
"bounds": {
"minX": -5.5,
"maxX": 5.5,
"minY": -5.5,
"maxY": 5.5
},
"obstacles": [
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": -1.675,
"y": -2.5
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_0",
"connectivity_net6",
"source_trace_2",
"source_port_2",
"source_trace_0",
"source_port_0",
"source_net_0",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2"
]
},
{
"componentId": "pcb_component_0",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": -3.325,
"y": -2.5
},
"width": 0.8,
"height": 0.95,
"connectedTo": [
"pcb_smtpad_1",
"connectivity_net12",
"source_trace_5",
"source_port_5",
"source_trace_4",
"source_port_4",
"source_trace_3",
"source_port_3",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -0.9154252339470966,
"y": -1.2513009550107066
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_2",
"connectivity_net6",
"source_trace_2",
"source_port_2",
"source_trace_0",
"source_port_0",
"source_net_0",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -1.2513009550107066,
"y": -0.9154252339470966
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_2",
"connectivity_net6",
"source_trace_2",
"source_port_2",
"source_trace_0",
"source_port_0",
"source_net_0",
"pcb_smtpad_0",
"pcb_port_0",
"pcb_smtpad_2",
"pcb_port_2"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": 0.2513009550107067,
"y": -0.08457476605290337
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_3",
"connectivity_net12",
"source_trace_5",
"source_port_5",
"source_trace_4",
"source_port_4",
"source_trace_3",
"source_port_3",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5"
]
},
{
"componentId": "pcb_component_1",
"type": "rect",
"layers": [
"top"
],
"center": {
"x": -0.08457476605290334,
"y": 0.2513009550107067
},
"width": 0.9015611460128481,
"height": 0.5225,
"connectedTo": [
"pcb_smtpad_3",
"connectivity_net12",
"source_trace_5",
"source_port_5",
"source_trace_4",
"source_port_4",
"source_trace_3",
"source_port_3",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": -1.5,
"y": 2.55
},
"width": 0.45,
"height": 0.6,
"connectedTo": [
"pcb_smtpad_4",
"connectivity_net12",
"source_trace_5",
"source_port_5",
"source_trace_4",
"source_port_4",
"source_trace_3",
"source_port_3",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5"
]
},
{
"componentId": "pcb_component_2",
"type": "rect",
"layers": [
"bottom"
],
"center": {
"x": -1.5,
"y": 0.44999999999999996
},
"width": 0.45,
"height": 0.6,
"connectedTo": [
"pcb_smtpad_5",
"connectivity_net12",
"source_trace_5",
"source_port_5",
"source_trace_4",
"source_port_4",
"source_trace_3",
"source_port_3",
"source_trace_1",
"source_port_1",
"source_net_1",
"pcb_smtpad_1",
"pcb_port_1",
"pcb_smtpad_3",
"pcb_port_3",
"pcb_smtpad_4",
"pcb_port_4",
"pcb_smtpad_5",
"pcb_port_5"
]
}
],
"connections": [
{
"name": "source_net_0",
"pointsToConnect": [
{
"x": -1.675,
"y": -2.5,
"layer": "bottom",
"pointId": "pcb_port_0",
"pcb_port_id": "pcb_port_0"
},
{
"x": -1.0833630944789017,
"y": -1.0833630944789017,
"layer": "top",
"pointId": "pcb_port_2",
"pcb_port_id": "pcb_port_2"
}
]
},
{
"name": "source_net_1",
"pointsToConnect": [
{
"x": -3.325,
"y": -2.5,
"layer": "bottom",
"pointId": "pcb_port_1",
"pcb_port_id": "pcb_port_1"
},
{
"x": 0.08336309447890167,
"y": 0.08336309447890167,
"layer": "top",
"pointId": "pcb_port_3",
"pcb_port_id": "pcb_port_3"
},
{
"x": -1.5,
"y": 2.55,
"layer": "bottom",
"pointId": "pcb_port_4",
"pcb_port_id": "pcb_port_4"
},
{
"x": -1.5,
"y": 0.44999999999999996,
"layer": "bottom",
"pointId": "pcb_port_5",
"pcb_port_id": "pcb_port_5"
}
]
}
],
"layerCount": 2,
"minTraceWidth": 0.15
}
Related Packages
More from this authortscircuit/dataset-srj12-bus-routingThe code defines electronic circuit diagrams featuring PCB layouts with USB-C, HDMI, and general-purpose chips, connecting their pins with traces, component footprints, and annotations for hardware design.
Similar package0hmX/esp32-s3-usb-webcam-ov2640This code defines and integrates a variety of surface-mount, through-hole, and connector hardware components (including microcontrollers, regulators, resistors, capacitors, and connectors) into a PCB design framework, enabling schematic symbol creation, footprint definition, and automated routing within an electronic circuit layout.
Discover something newastra-abse/t113-s3Allwinner T113-S3 fanout from JLCPCB C5197687: 128 verified escapes, LCD top, storage right; reusable T113S3Module with clean DRC and shorts checks.